

FPGA-based Implementation of Signal Processing Systems

FPGA-based Implementation of Signal Processing Systems

Second Edition

Roger Woods

Queen's University, Belfast, UK

John McAllister

Queen's University, Belfast, UK

Gaye Lightbody

University of Ulster, UK

Ying Yi

SN Systems – Sony Interactive Entertainment, UK

WILEY

This edition first published 2017
© 2017 John Wiley & Sons, Ltd

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, except as permitted by law. Advice on how to obtain permission to reuse material from this title is available at <http://www.wiley.com/go/permissions>.

The right of Roger Woods, John McAllister, Gaye Lightbody and Ying Yi to be identified as the authors of this work has been asserted in accordance with law.

Registered Offices

John Wiley & Sons, Inc., 111 River Street, Hoboken, NJ 07030, USA

John Wiley & Sons, Ltd., The Atrium, Southern Gate, Chichester, West Sussex, PO19 8SQ, UK

Editorial Office

The Atrium, Southern Gate, Chichester, West Sussex, PO19 8SQ, UK

For details of our global editorial offices, customer services, and more information about Wiley products visit us at www.wiley.com.

Wiley also publishes its books in a variety of electronic formats and by print-on-demand. Some content that appears in standard print versions of this book may not be available in other formats.

Limit of Liability/Disclaimer of Warranty

While the publisher and authors have used their best efforts in preparing this work, they make no representations or warranties with respect to the accuracy or completeness of the contents of this work and specifically disclaim all warranties, including without limitation any implied warranties of merchantability or fitness for a particular purpose. No warranty may be created or extended by sales representatives, written sales materials or promotional statements for this work. The fact that an organization, website, or product is referred to in this work as a citation and/or potential source of further information does not mean that the publisher and authors endorse the information or services the organization, website, or product may provide or recommendations it may make. This work is sold with the understanding that the publisher is not engaged in rendering professional services. The advice and strategies contained herein may not be suitable for your situation. You should consult with a specialist where appropriate. Further, readers should be aware that websites listed in this work may have changed or disappeared between when this work was written and when it is read. Neither the publisher nor authors shall be liable for any loss of profit or any other commercial damages, including but not limited to special, incidental, consequential, or other damages.

Library of Congress Cataloging-in-Publication Data

Names: Woods, Roger, 1963- author. | McAllister, John, 1979- author. |

Lightbody, Gaye, author. | Yi, Ying (Electrical engineer), author.

Title: FPGA-based implementation of signal processing systems / Roger Woods, John McAllister, Gaye Lightbody, Ying Yi.

Description: Second edition. | Hoboken, NJ : John Wiley & Sons Inc., 2017. |

Revised edition of: FPGA-based implementation of signal processing systems / Roger Woods ... [et al.]. 2008. | Includes bibliographical references and index.

Identifiers: LCCN 2016051193 | ISBN 9781119077954 (cloth) | ISBN 9781119077978 (epdf) | ISBN 9781119077961 (epub)

Subjects: LCSH: Signal processing--Digital techniques. | Digital integrated circuits. | Field programmable gate arrays.

Classification: LCC TK5102.5 .F647 2017 | DDC 621.382/2--dc23 LC record available at <https://lcn.loc.gov/2016051193>

Cover Design: Wiley

Cover Image: © filo/Gettyimages;

(Graph) Courtesy of the authors

Set in 10/12pt WarnockPro by Aptara Inc., New Delhi, India

10 9 8 7 6 5 4 3 2 1

The book is dedicated by the main author to his wife, Pauline, for all for her support and care, particularly over the past two years.

The support from staff from the Royal Victoria Hospital and Musgrave Park Hospital is greatly appreciated.

Contents

Preface *xv*

List of Abbreviations *xxi*

1	Introduction to Field Programmable Gate Arrays	1
1.1	Introduction	1
1.2	Field Programmable Gate Arrays	2
1.2.1	Rise of Heterogeneous Computing Platforms	4
1.2.2	Programmability and DSP	5
1.3	Influence of Programmability	6
1.4	Challenges of FPGAs	8
	Bibliography	9
2	DSP Basics	11
2.1	Introduction	11
2.2	Definition of DSP Systems	12
2.2.1	Sampling	14
2.2.2	Sampling Rate	14
2.3	DSP Transformations	16
2.3.1	Discrete Fourier Transform	16
2.3.2	Fast Fourier Transform	17
2.3.3	Discrete Cosine Transform	18
2.3.4	Wavelet Transform	19
2.4	Filters	20
2.4.1	Finite Impulse Response Filter	20
2.4.2	Infinite Impulse Response Filter	24
2.4.3	Wave Digital Filters	25
2.5	Adaptive Filtering	29
2.5.1	Applications of Adaptive Filters	30
2.5.2	Adaptive Algorithms	30
2.5.3	LMS Algorithm	31
2.5.4	RLS Algorithm	32
2.5.5	Squared Givens Rotations	36
2.6	Final Comments	38
	Bibliography	38

3	Arithmetic Basics	41
3.1	Introduction	41
3.2	Number Representations	42
3.2.1	Signed Magnitude	43
3.2.2	One's Complement	43
3.2.3	Two's Complement	44
3.2.4	Binary Coded Decimal	44
3.2.5	Fixed-Point Representation	45
3.2.6	Floating-Point Representation	46
3.3	Arithmetic Operations	47
3.3.1	Adders	47
3.3.2	Adders and Subtracters	49
3.3.3	Adder Final Remarks	51
3.3.4	Multipliers	51
3.4	Alternative Number Representations	55
3.4.1	Signed Digit Number Representation	55
3.4.2	Logarithmic Number Systems	56
3.4.3	Residue Number Systems	57
3.4.4	CORDIC	58
3.5	Division	59
3.5.1	Recurrence Division	59
3.5.2	Division by Functional Iteration	60
3.6	Square Root	60
3.6.1	Digit Recurrence Square Root	61
3.6.2	Square Root by Functional Iteration	61
3.6.3	Initial Approximation Techniques	62
3.7	Fixed-Point versus Floating-Point	64
3.7.1	Floating-Point on FPGA	65
3.8	Conclusions	66
	Bibliography	67
4	Technology Review	70
4.1	Introduction	70
4.2	Implications of Technology Scaling	71
4.3	Architecture and Programmability	72
4.4	DSP Functionality Characteristics	74
4.4.1	Computational Complexity	74
4.4.2	Parallelism	75
4.4.3	Data Independence	75
4.4.4	Arithmetic Requirements	76
4.4.5	Processor Classification	76
4.5	Microprocessors	76
4.5.1	ARM Microprocessor Architecture Family	78
4.5.2	Parallella Computer	80
4.6	DSP Processors	82
4.6.1	Evolutions in DSP Microprocessors	83
4.6.2	TMS320C6678 Multicore DSP	85

4.7	Graphical Processing Units	86
4.7.1	GPU Architecture	87
4.8	System-on-Chip Solutions	88
4.8.1	Systolic Arrays	89
4.9	Heterogeneous Computing Platforms	91
4.10	Conclusions	92
	Bibliography	92
5	Current FPGA Technologies	94
5.1	Introduction	94
5.2	Toward FPGAs	95
5.2.1	Early FPGA Architectures	97
5.3	Altera Stratix® V and 10 FPGA Family	98
5.3.1	ALMs	99
5.3.2	Memory Organization	100
5.3.3	DSP Processing Blocks	101
5.3.4	Clocks and Interconnect	103
5.3.5	Stratix® 10 innovations	103
5.4	Xilinx Ultrascale™/Virtex-7 FPGA Families	103
5.4.1	Configurable Logic Block	104
5.4.2	Memory	105
5.4.3	Digital Signal Processing	106
5.5	Xilinx Zynq FPGA Family	107
5.6	Lattice iCE40isp FPGA Family	108
5.6.1	Programmable Logic Blocks	109
5.6.2	Memory	110
5.6.3	Digital Signal Processing	110
5.7	MicroSemi RTG4 FPGA Family	111
5.7.1	Programmable Logic Blocks	111
5.7.2	Memory	111
5.7.3	Mathblocks for DSP	112
5.8	Design Strategies for FPGA-based DSP Systems	112
5.8.1	DSP Processing Elements	112
5.8.2	Memory Organization	113
5.8.3	Other FPGA-Based Design Guidelines	113
5.9	Conclusions	114
	Bibliography	114
6	Detailed FPGA Implementation Techniques	116
6.1	Introduction	116
6.2	FPGA Functionality	117
6.2.1	LUT Functionality	117
6.2.2	DSP Processing Elements	120
6.2.3	Memory Availability	121
6.3	Mapping to LUT-Based FPGA Technology	123
6.3.1	Reductions in Inputs/Outputs	123
6.3.2	Controller Design	125

6.4	Fixed-Coefficient DSP	125
6.4.1	Fixed-Coefficient FIR Filtering	126
6.4.2	DSP Transforms	127
6.4.3	Fixed-Coefficient FPGA Techniques	130
6.5	Distributed Arithmetic	130
6.5.1	DA Expansion	130
6.5.2	DA Applied to FPGA	132
6.6	Reduced-Coefficient Multiplier	133
6.6.1	DCT Example	134
6.6.2	RCM Design Procedure	134
6.6.3	FPGA Multiplier Summary	137
6.7	Conclusions	137
	Bibliography	138
7	Synthesis Tools for FPGAs	140
7.1	Introduction	140
7.2	High-Level Synthesis	141
7.2.1	HLS from C-Based Languages	143
7.3	Xilinx Vivado	143
7.4	Control Logic Extraction Phase Example	144
7.5	Altera SDK for OpenCL	145
7.6	Other HLS Tools	147
7.6.1	Catapult	147
7.6.2	Impulse-C	147
7.6.3	GAUT	148
7.6.4	CAL	148
7.6.5	LegUp	150
7.7	Conclusions	150
	Bibliography	150
8	Architecture Derivation for FPGA-based DSP Systems	152
8.1	Introduction	152
8.2	DSP Algorithm Characteristics	153
8.2.1	Further Characterization	154
8.3	DSP Algorithm Representations	157
8.3.1	SFG Descriptions	158
8.3.2	DFG Descriptions	158
8.4	Pipelining DSP Systems	160
8.4.1	Retiming	160
8.4.2	Cut-Set Theorem	163
8.4.3	Application of Delay Scaling	164
8.4.4	Calculation of Pipelining Period	167
8.4.5	Longest Path Matrix Algorithm	167
8.5	Parallel Operation	170
8.5.1	Unfolding	173
8.5.2	Folding	174
8.6	Conclusions	178
	Bibliography	179

9	Complex DSP Core Design for FPGA	180
9.1	Introduction	180
9.2	Motivation for Design for Reuse	181
9.3	Intellectual Property Cores	182
9.4	Evolution of IP Cores	184
9.4.1	Arithmetic Libraries	185
9.4.2	Complex DSP Functions	187
9.4.3	Future of IP Cores	187
9.5	Parameterizable (Soft) IP Cores	187
9.5.1	Identifying Design Components Suitable for Development as IP	189
9.5.2	Identifying Parameters for IP Cores	190
9.5.3	Development of Parameterizable Features	193
9.5.4	Parameterizable Control Circuitry	194
9.5.5	Application to Simple FIR Filter	194
9.6	IP Core Integration	195
9.6.1	Design Issues	196
9.7	Current FPGA-based IP Cores	197
9.8	Watermarking IP	198
9.9	Summary	198
	Bibliography	199
10	Advanced Model-Based FPGA Accelerator Design	200
10.1	Introduction	200
10.2	Dataflow Modeling of DSP Systems	201
10.2.1	Process Networks	201
10.2.2	Synchronous Dataflow	202
10.2.3	Cyclo-static Dataflow	203
10.2.4	Multidimensional Synchronous Dataflow	204
10.3	Architectural Synthesis of Custom Circuit Accelerators from DFGs	204
10.4	Model-Based Development of Multi-Channel Dataflow Accelerators	205
10.4.1	Multidimensional Arrayed Dataflow	207
10.4.2	Block and Interleaved Processing in MADF	209
10.4.3	MADF Accelerators	209
10.4.4	Pipelined FE Derivation for MADF Accelerators	210
10.4.5	WBC Configuration	213
10.4.6	Design Example: Normalized Lattice Filter	214
10.4.7	Design Example: Fixed Beamformer System	216
10.5	Model-Based Development for Memory-Intensive Accelerators	219
10.5.1	Synchronous Dataflow Representation of FSME	219
10.5.2	Cyclo-static Representation of FSME	221
10.6	Summary	223
	References	223
11	Adaptive Beamformer Example	225
11.1	Introduction to Adaptive Beamforming	226
11.2	Generic Design Process	226
11.2.1	Adaptive Beamforming Specification	229
11.2.2	Algorithm Development	230

11.3	Algorithm to Architecture	231
11.3.1	Dependence Graph	232
11.3.2	Signal Flow Graph	233
11.4	Efficient Architecture Design	235
11.4.1	Scheduling the QR Operations	239
11.5	Generic QR Architecture	240
11.5.1	Processor Array	242
11.6	Retiming the Generic Architecture	246
11.6.1	Retiming QR Architectures	250
11.7	Parameterizable QR Architecture	253
11.7.1	Choice of Architecture	254
11.7.2	Parameterizable Control	256
11.7.3	Linear Architecture	256
11.7.4	Sparse Linear Architecture	258
11.7.5	Rectangular Architecture	262
11.7.6	Sparse Rectangular Architecture	264
11.7.7	Generic QR Cells	264
11.8	Generic Control	266
11.8.1	Generic Input Control for Linear and Sparse Linear Arrays	266
11.8.2	Generic Input Control for Rectangular and Sparse Rectangular Arrays	267
11.8.3	Effect of Latency on the Control Seeds	268
11.9	Beamformer Design Example	269
11.10	Summary	271
	References	271
12	FPGA Solutions for Big Data Applications	273
12.1	Introduction	273
12.2	Big Data	274
12.3	Big Data Analytics	275
12.3.1	Inductive Learning	276
12.3.2	Data Mining Algorithms	277
12.3.3	Classification	277
12.3.4	Regression	278
12.3.5	Clustering	279
12.3.6	The Right Approach	279
12.4	Acceleration	280
12.4.1	Scaling Up or Scaling Out	280
12.4.2	FPGA-based System Developments	281
12.4.3	FPGA Implementations	281
12.4.4	Heston Model Acceleration Using FPGA	282
12.5	k -Means Clustering FPGA Implementation	283
12.5.1	Computational Complexity Analysis of k -Means Algorithm	285
12.6	FPGA-Based Soft Processors	286
12.6.1	IPPro FPGA-Based Processor	287
12.7	System Hardware	290
12.7.1	Distance Calculation Block	291
12.7.2	Comparison Block	292

12.7.3	Averaging	292
12.7.4	Optimizations	292
12.8	Conclusions	293
	Bibliography	293
13	Low-Power FPGA Implementation	296
13.1	Introduction	296
13.2	Sources of Power Consumption	297
13.2.1	Dynamic Power Consumption	297
13.2.2	Static power consumption	299
13.3	FPGA Power Consumption	300
13.3.1	Clock Tree Isolation	302
13.4	Power Consumption Reduction Techniques	302
13.5	Dynamic Voltage Scaling in FPGAs	303
13.6	Reduction in Switched Capacitance	305
13.6.1	Data Reordering	305
13.6.2	Pipelining	306
13.6.3	Locality	311
13.6.4	Data Mapping	313
13.7	Final Comments	316
	Bibliography	317
14	Conclusions	319
14.1	Introduction	319
14.2	Evolution in FPGA Design Approaches	320
14.3	Big Data and the Shift toward Computing	320
14.4	Programming Flow for FPGAs	321
14.5	Support for Floating-Point Arithmetic	322
14.6	Memory Architectures	322
	Bibliography	323
	Index	325

Preface

DSP and FPGAs

Digital signal processing (DSP) is the cornerstone of many products and services in the digital age. It is used in applications such as high-definition TV, mobile telephony, digital audio, multimedia, digital cameras, radar, sonar detectors, biomedical imaging, global positioning, digital radio, speech recognition, to name but a few! The evolution of DSP solutions has been driven by application requirements which, in turn, have only been possible to realize because of developments in silicon chip technology. Currently, a mix of programmable and dedicated system-on-chip (SoC) solutions are required for these applications and thus this has been a highly active area of research and development over the past four decades.

The result has been the emergence of numerous technologies for DSP implementation, ranging from simple microcontrollers right through to dedicated SoC solutions which form the basis of high-volume products such as smartphones. With the architectural developments that have occurred in field programmable gate arrays (FPGAs) over the years, it is clear that they should be considered as a viable DSP technology. Indeed, developments made by FPGA vendors would support this view of their technology. There are strong commercial pressures driving adoption of FPGA technology across a range of applications and by a number of commercial drivers.

The increasing costs of developing silicon technology implementations have put considerable pressure on the ability to create dedicated SoC systems. In the mobile phone market, volumes are such that dedicated SoC systems are required to meet stringent energy requirements, so application-specific solutions have emerged which vary in their degree of programmability, energy requirements and cost. The need to balance these requirements suggests that many of these technologies will coexist in the immediate future, and indeed many hybrid technologies are starting to emerge. This, of course, creates a considerable interest in using technology that is programmable as this acts to considerably reduce risks in developing new technologies.

Commonly used DSP technologies encompass software programmable solutions such as microcontrollers and DSP microprocessors. With the inclusion of dedicated DSP processing engines, FPGA technology has now emerged as a strong DSP technology. Their key advantage is that they enable users to create system architectures which allow the resources to be best matched to the system processing needs. Whilst memory resources are limited, they have a very high-bandwidth, on-chip capability. Whilst the prefabricated aspect of FPGAs avoids many of the deep problems met when developing

SoC implementations, the creation of an efficient implementation from a DSP system description remains a highly convoluted problem which is a core theme of this book.

Book Coverage

The book looks to address FPGA-based DSP systems, considering implementation at numerous levels.

- **Circuit-level** optimization techniques that allow the underlying FPGA fabric to be used more intelligently are reviewed first. By considering the detailed underlying FPGA platform, it is shown how system requirements can be mapped to provide an area-efficient, faster implementation. This is demonstrated for a number of DSP transforms and fixed coefficient filtering.
- **Architectural** solutions can be created from a signal flow graph (SFG) representation. In effect, this requires the user to exploit the highly regular, highly computative, data-independent nature of DSP systems to produce highly parallel, pipelined FPGA-based circuit architectures. This is demonstrated for filtering and beamforming applications.
- **System** solutions are now a challenge as FPGAs have now become a heterogeneous platform involving multiple hardware and software components and interconnection fabrics. There is a need for a higher-level system modeling language, e.g. dataflow which will facilitate architectural optimizations but also to address system-level considerations such as interconnection and memory.

The book covers these areas of FPGA implementation, but its key differentiating factor is that it concentrates on the second and third areas listed above, namely the creation of circuit architectures and system-level modeling; this is because circuit-level optimization techniques have been covered in greater detail elsewhere. The work is backed up with the authors' experiences in implementing practical real DSP systems and covers numerous examples including an adaptive beamformer based on a QR-based recursive least squares (RLS) filter, finite impulse response (FIR) and infinite impulse response (IIR) filters, a full search motion estimation and a fast Fourier transform (FFT) system for electronic support measures. The book also considers the development of intellectual property (IP) cores as this has become a critical aspect in the creation of DSP systems. One chapter is given over to describing the creation of such IP cores and another to the creation of an adaptive filtering core.

Audience

The book is aimed at working engineers who are interested in using FPGA technology efficiently in signal and data processing applications. The earlier chapters will be of interest to graduates and students completing their studies, taking the readers through a number of simple examples that show the trade-off when mapping DSP systems into FPGA hardware. The middle part of the book contains a number of illustrative, complex DSP system examples that have been implemented using FPGAs and whose performance clearly illustrates the benefit of their use. They provide insights into how to best use the complex FPGA technology to produce solutions optimized for speed, area and power which the authors believe is missing from current literature. The book

summarizes over 30 years of learned experience of implementing complex DSP systems undertaken in many cases with commercial partners.

Second Edition Updates

The second edition has been updated and improved in a number of ways. It has been updated to reflect technology evolutions in FPGA technology, to acknowledge developments in programming and synthesis tools, to reflect on algorithms for Big Data applications, and to include improvements to some background chapters. The text has also been updated using relevant examples where appropriate.

Technology update: As FPGAs are linked to silicon technology advances, their architecture continually changes, and this is reflected in Chapter 5. A major change is the inclusion of the ARM[®] processor core resulting in a shift for FPGAs to a heterogeneous computing platform. Moreover, the increased use of graphical processing units (GPUs) in DSP systems is reflected in Chapter 4.

Programming tools update: Since the first edition was published, there have been a number of innovations in tool developments, particularly in the creation of commercial C-based high-level synthesis (HLS) and open computing language (OpenCL) tools. The material in Chapter 7 has been updated to reflect these changes, and Chapter 10 has been changed to reflect the changes in model-based synthesis tools.

“Big Data” processing: DSP involves processing of data content such as audio, speech, music and video information, but there is now great interest in collating huge data sets from on-line facilities and processing them quickly. As FPGAs have started to gain some traction in this area, a new chapter, Chapter 12, has been added to reflect this development.

Organization

The FPGA is a heterogeneous platform comprising complex resources such as hard and soft processors, dedicated blocks optimized for processing DSP functions and processing elements connected by both programmable and fast, dedicated interconnections. The book focuses on the challenges of implementing DSP systems on such platforms with a concentration on the high-level mapping of DSP algorithms into suitable circuit architectures.

The material is organized into three main sections.

First Section: Basics of DSP, Arithmetic and Technologies

Chapter 2 starts with a DSP primer, covering both FIR and IIR filtering, transforms including the FFT and discrete cosine transform (DCT) and concluding with adaptive filtering algorithms, covering both the least mean squares (LMS) and RLS algorithms. Chapter 3 is dedicated to computer arithmetic and covers number systems, arithmetic functions and alternative number representations such as logarithmic number representations (LNS) and coordinate rotation digital computer (CORDIC). Chapter 4 covers the technologies available to implement DSP algorithms and includes microprocessors, DSP microprocessors, GPUs and SoC architectures, including systolic arrays. In Chapter 5, a detailed description of commercial FPGAs is given with a concentration on the two main vendors, namely Xilinx and Altera, specifically their UltraScale[™]/Zynq[®] and

Stratix® 10 FPGA families respectively, but also covering technology offerings from Lattice and MicroSemi.

Second Section: Architectural/System-Level Implementation

This section covers efficient implementation from circuit architecture onto specific FPGA families; creation of circuit architecture from SFG representations; and system-level specification and implementation methodologies from high-level representations. Chapter 6 covers only briefly the efficient implementation of FPGA designs from circuit architecture descriptions as many of these approaches have been published; the text covers distributed arithmetic and reduced coefficient multiplier approaches and shows how these have been applied to fixed coefficient filters and DSP transforms. Chapter 7 covers HLS for FPGA design including new sections to reflect Xilinx's Vivado HLS tool flow and also Altera's OpenCL approach. The process of mapping SFG representations of DSP algorithms onto circuit architectures (the starting point in Chapter 6) is then described in Chapter 8. It shows how dataflow graph (DFG) descriptions can be transformed for varying levels of parallelism and pipelining to create circuit architectures which best match the application requirements, backed up with simple FIR and IIR filtering examples.

One of the ways to perform system design is to create predefined designs termed IP cores which will typically have been optimized using the techniques outlined in Chapter 8. The creation of such IP cores is outlined in Chapter 9 and acts to address the key to design productivity by encouraging "design for reuse." Chapter 10 considers model-based design for heterogeneous FPGA and focuses on dataflow modeling as a suitable design approach for FPGA-based DSP systems. The chapter outlines how it is possible to include pipelined IP cores via the white box concept using two examples, namely a normalized lattice filter (NLF) and a fixed beamformer example.

Third Section: Applications to Big Data, Low Power

The final section of the book, consisting of Chapters 11–13, covers the application of the techniques. Chapter 11 looks at the creation of a soft, highly parameterizable core for RLS filtering, showing how a generic architecture can be created to allow a range of designs to be synthesized with varying performance. Chapter 12 illustrates how FPGAs can be applied to Big Data applications where the challenge is to accelerate some complex processing algorithms. Increasingly FPGAs are seen as a low-power solution, and FPGA power consumption is discussed in Chapter 13. The chapter starts with a discussion on power consumption, highlights the importance of dynamic and static power consumption, and then describes some techniques to reduce power consumption.

Acknowledgments

The authors have been fortunate to receive valuable help, support and suggestions from numerous colleagues, students and friends, including: Michaela Blott, Ivo Bolsens, Gordon Brebner, Bill Carter, Joe Cavallaro, Peter Cheung, John Gray, Wayne Luk, Bob Madahar, Alan Marshall, Paul McCambridge, Satnam Singh, Steve Trimberger and Richard Walke.

The authors' research has been funded from a number of sources, including the Engineering and Physical Sciences Research Council, Xilinx, Ministry of Defence, Qinetiq,

BAE Systems, Selex and Department of Employment and Learning for Northern Ireland.

Several chapters are based on joint work that was carried out with the following colleagues and students: Moslem Amiri, Burak Bardak, Kevin Colgan, Tim Courtney, Scott Fischhaber, Jonathan Francey, Tim Harriss, Jean-Paul Heron, Colm Kelly, Bob Madahar, Eoin Malins, Stephen McKeown, Karen Rafferty, Darren Reilly, Lok-Kee Ting, David Trainor, Richard Turner, Fahad M Siddiqui and Richard Walke.

The authors thank Ella Mitchell and Nithya Sechin of John Wiley & Sons and Alex Jackson and Clive Lawson for their personal interest and help and motivation in preparing and assisting in the production of this work.

List of Abbreviations

1D	One-dimensional
2D	Two-dimensional
ABR	Auditory brainstem response
ACC	Accumulator
ADC	Analogue-to-digital converter
AES	Advanced encryption standard
ALM	Adaptive logic module
ALU	Arithmetic logic unit
ALUT	Adaptive lookup table
AMD	Advanced Micro Devices
ANN	Artificial neural network
AoC	Analytics-on-chip
API	Application program interface
APU	Application processing unit
ARM	Advanced RISC machine
ASIC	Application-specific integrated circuit
ASIP	Application-specific instruction processor
AVS	Adaptive voltage scaling
BC	Boundary cell
BCD	Binary coded decimal
BCLA	Block CLA with intra-group, carry ripple
BRAM	Block random access memory
CAPI	Coherent accelerator processor interface
CB	Current block
CCW	Control and communications wrapper
CE	Clock enable
CISC	Complex instruction set computer
CLA	Carry lookahead adder
CLB	Configurable logic block
CNN	Convolutional neural network
CMOS	Complementary metal oxide semiconductor
CORDIC	Coordinate rotation digital computer
CPA	Carry propagation adder
CPU	Central processing unit
CSA	Conditional sum adder

CSDF	Cyclo-static dataflow
CWT	Continuous wavelet transform
DA	Distributed arithmetic
DCT	Discrete cosine transform
DDR	Double data rate
DES	Data Encryption Standard
DFA	Dataflow accelerator
DFG	Dataflow graph
DFT	Discrete Fourier transform
DG	Dependence graph
disRAM	Distributed random access memory
DM	Data memory
DPN	Dataflow process network
DRx	Digital receiver
DSP	Digital signal processing
DST	Discrete sine transform
DTC	Decision tree classification
DVS	Dynamic voltage scaling
DWT	Discrete wavelet transform
E ² PROM	Electrically erasable programmable read-only memory
EBR	Embedded Block RAM
ECC	Error correction code
EEG	Electroencephalogram
EPROM	Electrically programmable read-only memory
E-SGR	Enhanced Squared Givens rotation algorithm
EW	Electronic warfare
FBF	Fixed beamformer
FCCM	FPGA-based custom computing machine
FE	Functional engine
FEC	Forward error correction
FFE	Free-form expression
FFT	Fast Fourier transform
FIFO	First-in, first-out
FIR	Finite impulse response
FPGA	Field programmable gate array
FPL	Field programmable logic
FPU	Floating-point unit
FSM	Finite state machine
FSME	Full search motion estimation
GFLOPS	Giga floating-point operations per second
GMAC	Giga multiply-accumulates
GMACS	Giga multiply-accumulate per second
GOPS	Giga operations per second
GPUPU	General-purpose graphical processing unit
GPU	Graphical processing unit
GRNN	General regression neural network
GSPS	Gigasamples per second

HAL	Hardware abstraction layer
HDL	Hardware description language
HKMG	High-K metal gate
HLS	High-level synthesis
I2C	Inter-Integrated circuit
I/O	Input/output
IC	Internal cell
ID	Instruction decode
IDE	Integrated design environment
IDFT	Inverse discrete Fourier transform
IEEE	Institute of Electrical and Electronic Engineers
IF	Instruction fetch
IFD	Instruction fetch and decode
IFFT	Inverse fast Fourier transform
IIR	Infinite impulse response
IM	Instruction memory
IoT	Internet of things
IP	Intellectual property
IR	Instruction register
ITRS	International Technology Roadmap for Semiconductors
JPEG	Joint Photographic Experts Group
KCM	Constant-coefficient multiplication
KM	Kernel memory
KPN	Kahn process network
LAB	Logic array blocks
LDCM	Logic delay measurement circuit
LDPC	Low-density parity-check
LLVM	Low-level virtual machine
LMS	Least mean squares
LNS	Logarithmic number representations
LPDDR	Low-power double data rate
LS	Least squares
lsb	Least significant bit
LTI	Linear time-invariant
LUT	Lookup table
MA	Memory access
MAC	Multiply-accumulate
MAD	Minimum absolute difference
MADF	Multidimensional arrayed dataflow
MD	Multiplicand
ME	Motion estimation
MIL-STD	Military standard
MIMD	Multiple instruction, multiple data
MISD	Multiple instruction, single data
MLAB	Memory LAB
MMU	Memory management unit
MoC	Model of computation

MPE	Media processing engine
MPEG	Motion Picture Experts Group
MPSoC	Multi-processing SoC
MR	Multiplier
MR-DFG	Multi-rate dataflow graph
msb	Most significant bit
msd	Most significant digit
MSDF	Multidimensional synchronous dataflow
MSI	Medium-scale integration
MSPS	Megasamples per second
NaN	Not a Number
NLF	Normalized lattice filter
NRE	Non-recurring engineering
OCM	On-chip memory
OFDM	Orthogonal frequency division multiplexing
OFDMA	Orthogonal frequency division multiple access
OLAP	On-line analytical processing
OpenCL	Open computing language
OpenMP	Open multi-processing
ORCC	Open RVC-CAL Compiler
PAL	Programmable Array Logic
PB	Parameter bank
PC	Program counter
PCB	Printed circuit board
PCI	Peripheral component interconnect
PD	Pattern detect
PE	Processing element
PL	Programmable logic
PLB	Programmable logic block
PLD	Programmable logic device
PLL	Phase locked loop
PPT	Programmable power technology
PS	Processing system
QAM	Quadrature amplitude modulation
QR-RLS	QR recursive least squares
RAM	Random access memory
RAN	Radio access network
RCLA	Block CLA with inter-block ripple
RCM	Reduced coefficient multiplier
RF	Register file
RISC	Reduced instruction set computer
RLS	Recursive least squares
RNS	Residue number representations
ROM	Read-only memory
RT	Radiation tolerant
RTL	Register transfer level
RVC	Reconfigurable video coding

SBNR	Signed binary number representation
SCU	Snoop control unit
SD	Signed digits
SDF	Synchronous dataflow
SDK	Software development kit
SDNR	Signed digit number representation
SDP	Simple dual-port
SERDES	Serializer/deserializer
SEU	Single event upset
SFG	Signal flow graph
SGR	Squared Givens rotation
SIMD	Single instruction, multiple data
SISD	Single instruction, single data
SMP	Shared-memory multi-processors
SNR	Signal-to-noise ratio
SoC	System-on-chip
SOCMINT	Social media intelligence
SoPC	System on programmable chip
SPI	Serial peripheral interface
SQL	Structured query language
SR-DFG	Single-rate dataflow graph
SRAM	Static random access memory
SRL	Shift register lookup table
SSD	Shifted signed digits
SVM	Support vector machine
SW	Search window
TCP	Transmission Control Protocol
TFLOPS	Tera floating-point operations per second
TOA	Time of arrival
TR	Throughout rate
TTL	Transistor-transistor logic
UART	Universal asynchronous receiver/transmitter
ULD	Ultra-low density
UML	Unified modeling language
VHDL	VHSIC hardware description language
VHSIC	Very high-speed integrated circuit
VLIW	Very long instruction word
VLSI	Very large scale integration
WBC	White box component
WDF	Wave digital filter